Paper Title
3D Si Interposer Design and Electrical Performance Study

Authors
Mandy (Ying) Ji
Ming Li
Julia Cline
David Secker
Kevin Cai
John Lau
Pei-Jer Tzeng
Chau-Jie Zhan
Ching-Kuan Lee

A 256-GB/s Memory Subsystem Built Using a Double-Sided IC Package with a Memory Controller and 3D-Stacked DRAM

Authors
Ming Li
David Secker
Scott Best
Thomas Giovannini
Don Mullen
Mandy Ji

A Fast and Inexpensive Method for PCB Trace Characterization in Production Environments

Authors
Peter Pupalaikis
Kaviyesh Doshi

A Rapid Prototyping of FPGA-Based Duobinary Transmitter/Receiver for High-Speed Electrical Backplane Transmission

Authors
Mike Resso
Aldo Morales
Sedig Agili
Ashraf Umar
Marcel Christoph Welpot

A Removable Signal Probing and Monitoring Solution for Gigabit Memory ATE Applications

Authors
Thomas Bresnan
Jose Moreira
Marc Moessinger
Masayuki Takahashi
A Reusable Generic Platform for Validation and Characterization of High Speed Mixed Signal Designs

Sanku Mukherjee
Narayanan Mayandi
Brian Tsang
Sreeja Menon
Norman Chan
Arul Sendhil

A Reverse Nyquist Approach to Understanding the Importance of Low-Frequency Information in Scattering Matrices

Daniel Dvorscak
Michael Tsuk
Francois Tremblay
Henry Wong
Xiaoqing Dong
Vincent Huang
Clarence Yu
Geoffrey Zhang

A Study on Crosstalk Impact on System SNR and BER

Francois Tremblay
Henry Wong
Xiaoqing Dong
Vincent Huang
Clarence Yu
Geoffrey Zhang

Accurate Insertion Loss (and Impedance) Modeling of PCB Traces

Jeff Loyer
Richard Kunze
Richard Attrill
Andy Burkhardt
Arun Vaidyanath
Dan Oh
Christopher Madden
Yohan Frans
Woopoung Kim

Acquisition and Analysis of High-Speed Serial Statistical Eyes at the Sampling Point in a Receiver

Mike Jenkins
David Mahashin
Richard Sjiariel
Darryl Kostka
Martin Schauer
Antonio Ciccomancini
Scogna
Marc Verdiell

An Efficient Power Integrity Design Methodology to Prevent Platform Failures for High-Density Power Designs

Vira Ragavassamy
Arul Kandasamy
David Figueroa
Jiangqi He

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources

Daniel Chow
Analytic Solutions for Periodically Loaded Transmission Line Modeling

Applying Microwave Techniques to Digital Systems: A Simple Case Study

Ask the Experts, Anything Goes

ATE Test Fixture Design for High-Speed Digital Applications

Behavioral Modeling Approaches for Analog, Mixed-Signal, and RF

Beyond 25 Gbps: A Study of NRZ and Multi-Level Modulation in Alternative Backplane Architectures

Case of the Closed Eye: A Growing 100G Dilemma
Challenges and Solutions in Characterizing a 10 Gb Device

Robert Sleigh
Greg LeCheminant
Brian Fetz

Channel Operating Margin (COM): Evolution of Channel Specifications for 25 Gbps and Beyond

Mike Li
Vira Ragavassamy
Richard Mellitz
Adee Ran
Xiang Li

Characterizing and Modeling Bounded Uncorrelated Jitter Due to Crosstalk and Power Supply Noise in High-Speed I/O

Tao Liang

Comparison and Contrast of State-of-the-Art Time-Domain Reflectometry Measurement Instruments

Robert Sleigh
Craig Kirkpatrick
Yoji Sekine

Comparison of Two Statistical Methods for High-Speed Serial Link Simulation

Masashi Shimanouchi
Mike Li
Hsinho Wu

Countering Counterfeiters: Strategies for Detecting Fake Components & Insulating Your Supply Chain Against Counterfeits

Bolaji Ojo
Thomas Anderson
Yinglei Ren
Weifeng Shu
Kai Xiao

Cracking the Challenge of SoC Low-Power Verification

Jongbae Park
Qin Li
Myunghyun Ha

Cross-interface Full Channel Analysis

Alan Blankman, Ph.D.

DDR Memory Channel Design from Passive Stub Equalizer Perspective

Bruce Archambeault
Francesco de Paulis
Muhammet Hilmi Nisanci
Antonio Orlandi
Xiaoxiong Gu
Renato Rimolo-Donadio
Christian W. Baks
Sam Connor
Young H. Kwark

Design and Experimental Validation of Compact Common Mode Filter Based on EBG Technology
Determining PCB Trace Impedance by TDR: Challenges and Possible Solutions

Dramatic Noise Reduction Using Guard Traces with Optimized Shorting Vias

Effects of Nearby Ground Vias on High Speed Single-Ended and Differential Signals

Effects of Nearby Ground Vias on High Speed Single-Ended and Differential Signals

Effects of Temperature and Relative Humidity in Transmission Systems Using Differential Signaling

Efficient Symbolic Circuit Analysis-Based Transfer Functions and Input Impedance Computations for Core-Power Delivery Network with VRM

Elements of Decompositional Electromagnetic Analysis of Interconnects

EMI Susceptibility and Reliability of Quartz- and MEMS-Based Oscillator Components

Enabling DFT Logic and Timing Verification in Mixed-Signal Designs

Enabling the Next Generation of Smartphones and Tablets with UFS: An Industry Perspective
End-to-End Link Analysis and Optimization with Mid-Channel-Redrivers AMI Models

Fangyi Rao
Mahbubul Bari
Ron Olisar
Hassan Rafat
Ming Yan
Sharon Wang
Patrick Mannion
Shachi Nandan Kakkar
Manan Mehta
Lloyd Walker
Amanda Pratt
Andrew Milluzzi

Engineering the Next Generation - Panel Discussion

Patrick Mannion
Shachi Nandan Kakkar
Manan Mehta
Lloyd Walker
Amanda Pratt
Andrew Milluzzi

Ensuring Validation & Analysis of Complex Serial Bus Link Models

John Pickerd
Kan Tan
Michael Steinberger
Eric Brock
Donald Telian
Joohee Kim
Daniel Jung
Joungho Kim
Lee Ritchey
Yujeong Shim
Daniel Chow
Shishuang Sun
Yujeong Shim
Joungho Kim
Bumhee Bae
Jonghyun Cho
Sunkyu Kong
Jonghoon J. Kim
Lee Hill
Jeff Loyer
Richard Kunze
Gary Brist
IBIS-AMI Model-to-Hardware Correlation
Impact of Probe Coupling on the Accuracy of Differential VNA Measurements

Greg Edlund
Sarah Paydavosi
Laura J. Kocubinski
Jason R. Miller
Gustavo J. Blando
Istvan Novak
Per Viklund
Kai Keskinen
Vance Bolling
Geoff Liu
Davy Pissoort
Charles Jackson
Charlie Shu
Mehdi Mechaik
Henry Zeng
Jan Van Hese
Ketan Shringarpure
Siming Pan
Brice Achkir
Bruce Archambeault
Jun Fan
James Drewniak
Jingook Kim
Richard Sjiariel
Joachim Held
Perry Keller
Heidi Barnes
Ai-Lee Kuan
Jennie Grosslight
Michael Steinberger
Paul Wildes
Anders Ekholm
Nicke Svee
Bipin Dhavale
June Feng
Yuri Tretiakov

Implementing Embedded Active Components
Improving Circuit Board Reliability During the Schematic Capture Process with a Rules-Based Automated Checker

Kai Keskinen
Vance Bolling
Geoff Liu
Davy Pissoort

Innovative Defense Techniques for Damping Digital-to-RF Crosstalk

Charles Jackson
Charlie Shu
Mehdi Mechaik
Henry Zeng
Jan Van Hese
Ketan Shringarpure
Siming Pan
Brice Achkir
Bruce Archambeault
Jun Fan
James Drewniak
Jingook Kim
Richard Sjiariel
Joachim Held
Perry Keller
Heidi Barnes
Ai-Lee Kuan
Jennie Grosslight
Michael Steinberger
Paul Wildes
Anders Ekholm
Nicke Svee
Bipin Dhavale
June Feng
Yuri Tretiakov

Innovative PDN Design Guidelines for Practical High-Layer-Count PCBs

Kai Keskinen
Vance Bolling
Geoff Liu
Davy Pissoort

Interactions Between Power Planes and Power Planes to Traces in Power-Integrity Issues

Making DDR4 Work For You

Richard Sjiariel
Joachim Held
Perry Keller
Heidi Barnes
Ai-Lee Kuan
Jennie Grosslight
Michael Steinberger
Paul Wildes
Anders Ekholm
Nicke Svee
Bipin Dhavale
June Feng
Yuri Tretiakov

Measurement-Based Simulation: Increasing IBIS-AMI Model Accuracy with Data from Lab Measurements

Michael Steinberger
Paul Wildes
Anders Ekholm
Nicke Svee
Bipin Dhavale
June Feng
Yuri Tretiakov

Memory Interface On-Chip PDN Noise Characterization, Modeling and its Impact on Timing
Methods of Improving 3D EM Model Development and Associated Time/Frequency-Domain Measurements

Mixed RF-Digital Design-to-Prototype Framework for Power Amplifier Digital Predistortion

Mode Conversion: Missing Parameters in Understanding Alien Crosstalk of LAN Cabling

Mode Conversion: Missing Parameters in Understanding Alien Crosstalk of LAN Cabling

Modeling and Optimization of High-Speed Interconnects for Signal and Power Integrity

Modeling High-Speed Interconnect for the Signal Integrity Engineer: Tips, Tricks, and Trade-Offs

Modeling, Simulation, and Implementation of High-Power Inverter Plants and FPGA-Based Controllers

Multi-Level Hierarchical Flow for Giga-Scale ASIC Designs

Noble PDN Design of Maximum Allowable Target Impedance for Multi-GHz Mobile Application Processor Platforms

Numerically Robust, Fast, and Accurate Method of Combining Linear Models of Arbitrary Topology into a Single S-Parameter Model
On the Validity of Lumped Jitter Approximation in the Statistical Analysis of SerDes

Mohammad Mobin
Amaresh Malipatil
Cathy Liu
Chintan Desai
Adam Healey
Pervez Aziz
Ryan Mosley

Open FPGA Architectures for Accelerating Protocol-Aware ATE

Cathy Liu

Partial Response and Noise Predictive Maximum Likelihood (PRML/NPML) Equalization and Detection for High-Speed Serial Link Systems

Adam Healey
Pervez Aziz

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

David Li

Performance Sensitivity to Package Manufacturing Tolerance and Material Properties in System for 25 Gbps and Beyond

June Feng
Yuri Tretiakov
Xiaohong Jiang
Hong Shi
Siow Chek Tan
Joe Sanchez
Chee Heng Loh
Rick Daniel
Rick Daniel
Bo Yu
Lomberto Jimenez

Phase Noise and Jitter Measurements

Wen Yin
Erik Breiland
Tong Hao Ding
Wei Liu
Ze Gui Pang
Youngsoo Lee
Dongyoun Yi
Weiliang Yuan
Sangmin Lee
Woonghwan Ryu

Platform Enabling Interposer (PEI) DDR3L Memory Design Challenges and Solutions

Power Supply Noise Induced Jitter Estimation in High-Speed Clock Tree for Full Chip Timing Analysis

Power/Ground Bump Optimization Technique on Early Design Stage

Power-Signal Co-integrity Design for Multi-Gbps Low-Power DDR3 Mobile Platforms
Practical Learnings from EM Simulation for Designing a 25G Serial Channel: Things That Matter the Most

Practical Receiver Equalization Trade-Offs Applicable to Next-Generation 28 Gb/s Links with 20- to 35-dB Loss Channels

Pushing Mobile Memories Beyond the Smartphone Envelope

Reliability Modeling of Electronics for Co-designed System Applications

Robust I/O Circuit Scheme for World’s First over-1.6-Gbps LPDDR3

SI and EMI Impact of AC Coupling Capacitors on 25-Gbps-and-Beyond Systems

Signal and Power Integrity (SPI) Co-Analysis for High-Speed Communication Channels

Si-Interposer Design for GPU-Memory Integration Concerning the Signal and Power Integrity
Skew in Twinax Cables and Its Significance in Next-Generation Differential Signaling

Speed Training: A Potpourri of SI Puzzlers
Speed Training: High-Gigabit Eye Predictions- Tricks of the Trade

Stars of Test Panel Discussion

Statistical BER Analysis Due to Supply Voltage Fluctuations at a Single-Ended Buffer

Supply Noise Simulation and Correlation for a Multi-GHz High-Speed Serial Link

Synchronous Time and Frequency Domain Measurements Using a Digital Oscilloscope

Terabit/s Packaging Design for Testing of High-Speed IC Transceivers

The Importance of Measurements in High-Speed Signal Integrity
Alfred Neves
Andrew Baldman
Ransom Stephens
Stephen Pan
Norman Chang
Mark Qi Ma
Gokul V Shankaran
Manoj Nagulapally

Thermal Co-analysis of 3D-IC/Packages/System

Time-Domain and Statistical Model Development, Correlation, and Analysis Methods for High-Speed SerDes

Tips and Advanced Techniques for Characterizing a 28-Gbps Transceiver

True Differential S-parameter Measurements

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

Understanding Digital Communication Standards: A Look Under The Hood

UPF based Verification for Mixed-Signal Sign-Off Using UVM-MS

USB 2.0 Compliance Testing

Using Power Aware IBIS v5.0 Behavioral IO Models to Simulate Simultaneous Switching Noise

Using Transistor Level Static Analysis to Tackle ERC & ESD Challenges

Validating EMC Simulation by Measurement in Reverberation Chamber

Cathy Liu
Xingdong Dai
Fangyi Rao
Shiva Kotagiri

Mike Resso
Jack Carrel
Heidi Barnes
Robert Sleigh
Hoss Hakimi
Chris Scholz, Ph.D
Chris Scholz, Ph.D

Martin Miller
Craig Wiley

Andrew Baldman
Mike Engbretson
Rick Eads

Ravi Surepeddi
Mike Schnecker
Mike Schnecker

Romi Mayder
Bradley Brim
Yingxin Sun
Chris Wyland

Jason Hwan
Xiaoxia Zhou
Hongmei Fan
Which One Is Better? Comparing Options to Describe Frequency Dependent Losses

World's First LPDDR3 for Enabling Mobile Application Processor Systems

Zen and the Collaborative Art of Designing, Manufacturing, and Implementing Low-Loss, High-Speed Flex Interconnects