Back to Home
 

ON THIS PAGE


 
Twitter

Advertisements
 

Conference Tracks

OPTIMIZE CHIP-LEVEL DESIGNS FOR SIGNAL AND POWER INTEGRITY

Chip-level decisions can make or break the high-performance interface. This track covers a wide variety of signal and power integrity topics at the on-chip level, from interconnect topologies, transceiver technology and design, to noise and jitter mitigation strategies.

 

OVERCOME ANALOG AND MIXED-SIGNAL DESIGN AND VERIFICATION CHALLENGES

Today’s chips possess an abundance of analog, mixed-signal, and RF functionality necessary for intra-system and real-world interfacing. This track addresses challenges and solutions encountered in the design, verification, and system modeling of AMS & RF technology from a perspective beneficial to both chip and system design engineers.

 

WIRELESS AND PHOTONIC DESIGN & INTEGRATION

The aim of this track is to provide a forum covering practices and methodologies used in emerging system designs and applications leveraging wireless and photonic technologies as media for data transmission.

 

OPTIMIZE SYSTEM CO-DESIGN: CHIP/PACKAGE/BOARD

This track covers a broad range of topics addressing design-oriented modeling simulation and analysis for cost-effective power and signal integrity performance optimization of Chip/Package/Board/Chip+Package+Board for modern microprocessor/digital systems.

 

CHARACTERIZE PCB MATERIALS AND PROCESSING CHARACTERIZATION

Printed circuit boards (PCBs) can no longer be viewed as passive platforms for mounting and interconnecting electronic components. This track considers how PCB materials and fabrication processes can affect the electrical properties and performance of the circuitry mounted on the board.

 

APPLY PCB DESIGN TOOLS AND METHODOLOGIES

High-speed data transfer and telecommunications are supported by PCB platforms that typically constitute over 80% of the channel length while concurrently supporting power delivery, mixed-signal requirements and full-blown serial data speeds. This track explores effective high-speed design and design choices using a wide range of E-M modeling techniques, PCB characterization tools and test platforms to optimize PCB platforms such as backplanes, mid-planes and daughter cards combined with separable interconnects and optical channels.

 

DESIGN PARALLEL AND MEMORY INTERFACES

Memory and parallel interface designs continue to be challenged with complex performance requirements including bandwidth, power consumptions, and form factors. This track addresses the latest design techniques and signal and power integrity issues to meet these performance requirements for various chip-to-chip interfaces. I/O system used in 2.5D, 3D, on-chip, SiP, and MCM are covered in this track in addition to conventional on-board interface designs.

 

OPTIMIZE HIGH-SPEED SERIAL DESIGN

Systems designers must resolve a complex set of tradeoffs among package/board/backplane design, choice of connector/materials, SerDes transmit/receive equalization capabilities, and signal coding schemes to get the high speed serial channels in their system to meet both performance and cost requirements. This track presents system analysis techniques, design studies, and technology/performance data to help system designers make design and technology choices that are as effective as possible.

 

DETECT AND MITIGATE JITTER, CROSSTALK, AND NOISE

The only relevant signal integrity issue is whether or not a system operates at the required bit error ratio (BER). This track concentrates on the causes of errors, including, but not limited to jitter, crosstalk, and noise, and techniques for measuring and estimating BER performance such as total jitter and BER contour.

 

LEVERAGE HIGH-SPEED SIGNAL PROCESSING FOR EQUALIZATION AND CODING

High-speed communication systems require increasingly complex signal processing techniques, including equalization, modulation, timing, detection and forward error-correction methods. This track covers design, modeling, analysis and implementation of such techniques.

 

ENSURE POWER INTEGRITY IN POWER DISTRIBUTION NETWORKS

Power Integrity, distribution and management are essential for system functionality and performance. This track addresses power regulation; power distribution network design, modeling and analysis on boards, packages, and silicon; and it emphasizes the modeling and analysis of supply noise and its impact on overall system performance.

 

ACHIEVE ELECTROMAGNETIC COMPATIBILITY AND MITIGATE INTERFERENCE

The electromagnetic compatibility (EMC) and interference (EMI) track aims to cover topics related to the electrical modeling, simulation, and validation for product compliance and certification due to EMI/EMC issues. This track raises the awareness and the impact for design and systems engineers in order to mitigate possible issues in the early design stage.

 

APPLY TEST AND MEASUREMENT METHODOLOGY

This track focuses on advancements in measurement techniques for all aspects of signal and power integrity with an emphasis on understanding the practical limitations and quality of the measurement as well as the accuracies involved when trying to match simulations with measurements.

 

ENSURE SIGNAL INTEGRITY WITH RF/MICROWAVE/EM ANALYSIS TECHNIQUES

Analysis of signals on interconnects with high data rates is evolving to include the extension of techniques originally developed for digital and RF/microwave systems. This track covers signal integrity analysis techniques for interconnects and passive components of digital and RF/microwave systems as well as the analysis validation with measurements.