- Event Overview
- Program Schedule
- IP Summit
- PCB Summit
- Business Forum
- Exhibits PLUS
- Exhibitor List
- Current Sponsors
- FAQ

Program Schedule
Andrew Piziali, Independent Consultant, Association of Design Verification Engineers
Shankar Hemmady, Principal Engineer, Synopsys
This tutorial teaches state-of-the-art techniques and methodologies that are used in the industry today for planning, monitoring and assessing verification progress. Planning, monitoring and assessment of the verification process are essential for predictable, successful verification. Quantifying the scope of the verification problem, specifying its solution and measuring verification progress against this plan dramatically reduces schedule uncertainty and provides an adaptive framework for accommodating design and schedule changes. This planning process provides the information necessary to predict the state of the verification process for risk analysis and management. Overall, good planning, monitoring and assessment prevent late schedule and quality surprises.

![]() Preview the event program guide |
![]() View the Exhibitor Product Guide
| |







CONTACT:
CHRISTINE PAPLACZYK
Exhibit Sales Director
Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org



























