DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
TF-MA1 | Tutorial
Clock Concurrent Optimization Rethinking Timing Optimization to Target Clocks and Logic at the Same Time
Monday, February 1 | 9:00 am - 12:00 pm

Paul Cunningham, Chief Executive Officer, Azuro, Inc.
Marc Swinnen, Director, Product Marketing, Azuro, Inc.
Steev Wilcox, Chief Architect, Azuro, Inc.

Clock concurrent optimization is a new approach to timing optimization which merges physical optimization with CTS. This paper begins with a brief overview of basic concepts in clock based design, and an overview of the traditional role of CTS within digital design flows. It then explains why, and by how much, design timing is diverging around CTS. The concept of clock concurrent optimization is introduced and its key defining features outlined. The paper concludes with a summary of the key benefits of clock concurrent optimization and an explanation of why it comprehensively addresses the divergence in design timing around CTS.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010