DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Exhibitor List - Aeroflex Gaisler

DesignCon 2010 - Aeroflex Gaisler

Booth #727

www.aeroflex.com/Gaisler

Aeroflex Gaisler provides IP cores and supporting development tools for embedded processors based on the SPARC architecture. The key product is the LEON synthesizable processor model together with a full development environment and a library of IP cores (GRLIB). Aeroflex Gaisler solutions help companies develop highly competitive customer and application-specific system on chip designs.

We will also display Aeroflex's Mixed-Signal ASIC capabilities ideal for Medical/Security X-Ray Imaging, Point-of-Sale, Factory Floor Automation and In-Vehicle Health Monitoring.

Technologies on Display:

LEON4
Product Category: Semiconductor IP

The LEON4 processor core is a synthesizable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture. The core is highly configurable, and particularly suitable for system-on-a-chip (SOC) designs. The main features are: 1.8 DMIPS/Mhz, up to 1.2 GHz clock speed at a 65 nm process, multiprocessor support, optional MMU, FPU and L1/L2 caches.

LEON3
Product Category: Semiconductor IP

The LEON3 processor core is a synthesizable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture. The core is highly configurable, and particularly suitable for system-on-a-chip (SOC) designs. The main features are: 1.2 DMIPS/Mhz, up to 800 MHz clock speed at a 65 nm process, multiprocessor support, optional MMU, FPU and L1 caches.

GRLIB
Product Category: Semiconductor IP

The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The library includes cores for AMBA AHB/APB control, the LEON3 SPARC processor, 32-bit PC133 SDRAM controller, 32-bit PCI bridge with DMA, 10/100/1000 Mbit Ethernet MAC, 8/16/32-bit PROM and SRAM controller, 16/32/64-bit DDR/DDR2 controllers, USB-2.0 host and device controllers, CAN controller, TAP controller, SPI, I2C, ATA, UART with FIFO, modular timer unit, interrupt controller, and a 32-bit GPIO port.

Special Booth Activities:

Aeroflex Gaisler will conduct a demo of the newly released LEON4 processor. A LEON4 chip including all perhiperals needed for a full workstation application will be demonstrated.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010