DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
8-TA3
Power Integrity and Noise Coupling Effects on Signal Integrity - Methodology for Identifying the Deterministic Jitter Components and Their Generating Sources in Data Communication Systems
Tuesday, February 2 | 10:10 am – 10:50 am

Cosmin Iorga, Founder and President, NoiseCoupling.com

This paper presents a circuit and methodology for identifying the sources of deterministic jitter in data communication systems. On-chip waveform viewers sample the data stream signal and the power distribution noise on chips, packages, and PCB. A mathematical algorithm calculates the Fourier transforms of the data stream and noise waveforms, correlates the spectral components, and identifies the source of each deterministic jitter component in the data stream. A software program controls the waveform recording, data processing algorithm, and color-coded graphical display of magnitude, frequency, and generating source for each deterministic jitter component.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010