DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
7-TA3
When Shorter Isn't Better
Tuesday, February 2 | 10:10 am ‐ 10:50 am

Michael Steinberger, Lead Architect, Serial Channel Products, SiSoft
Paul Wildes, Consulting Engineer, Sack Brothers Enterprises, L.L.C.
Eric Brock, Principal Member of Technical Staff, SiSoft
Walter Katz, Lead Architect, SiSoft

IIn system level measurements, the paths with the worst bit error rate were not the longest paths, but rather some of the paths that had a short length of transmission line between two connectors. Even within this class of paths, however, there was no easy way to predict which paths would be bad. Subsequent post-route analysis demonstrated that the problem was multiple reflections between the connectors, but that the problem was detected only when their timing was exactly wrong.

This paper presents the analysis methods and results, and recommends unequalizable energy as a reliable metric for identifying potential problem paths.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010