DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
6-WA2
Timing Measurement Problems and Solutions in Source Terminated Memory Systems with Inaccessible Probing Points
Wednesday, February 3 | 9:20 am - 10:00 am

John Kenney, Principal Hardware Design Engineer, Juniper Networks
Peter Pupalaikis, Vice President and Principal Technologist, LeCroy

This paper discusses the common problem of making setup and hold measurements in memory systems where the desired probing point is inaccessible. Timing measurement problems of this type are problematic not only in skew due to incorrect probing locations, but also due to waveform distortions due to reflections created by various termination schemes. The paper considers various problems specifically in termination methods utilized in memory systems and offers some solutions and methods for mitigating measurement problems. A real-life example in a QDR memory system is used.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010