- Event Overview
- Program Schedule
- IP Summit
- PCB Summit
- Business Forum
- Exhibits PLUS
- Exhibitor List
- Current Sponsors
- FAQ

Program Schedule
4-WA3
Analysis of FPGA PDN Noise Propagation by die/package 3D Modeling
Wednesday, February 3 | 10:10 am -; 10:50 am
Zhe Li, Engineer, Package Technology, Altera Corp.
Hong Shi, Manager, Altera Corp.
Ken Kwan
John Xie
Hui Liu
Richard Chen
Hoon Ngik Low
This paper describes a systematic approach for FPGA die/package PDN model extraction and correlation. Full chip PDN model was developed for analyzing noise propagation through power grid and on-die noise decoupling with ODC placements. Distributed package model was attached for an integrated modeling to simulate PDN interaction between die and package. Time and frequency domain correlation of die and package PDN noise is performed by comparing measurements and simulations.

![]() Preview the event program guide |
![]() View the Exhibitor Product Guide
| |
FEATURED EVENTS
OFFICIAL HOST SPONSOR

IP SUMMIT SPONSOR

CORPORATE PARTNER

DIAMOND SPONSORS


GOLD SPONSORS

SILVER SPONSORS

CORPORATE REGISTRATION SPONSORS
CHIPHEAD'S
SOCIAL NETWORKS


























