DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
4-WA1
Multi-GHz On-Chip Power Grid Modeling Method
Wednesday, February 3 | 8:30 am - 9:10 am

Leonid Proekt, Intel
Vishram Pandit, Power Integrity Engineer, Intel

On-chip power grid modeling is challenging as it comprises complex metal structures on multiple layers. For high speed interfaces, the accurate grid model is essential for the system design. In this paper, we introduce a new on-chip power grid modeling engine which is electromagentic in nature. The output of the engine can be S parameter model or the RC netlist. Its accuracy is verified with the special test vehicle. The engine is used to assess the impact of a power grid intrinsic capacitance on performance of serial interface design.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors
SPONSORED BY
IEC

CONTACT:

CHRISTINE PAPLACZYK
Exhibit Sales Director

Phone: +1-312-559-4616
E-mail: cpaplaczyk@iec.org

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010