DesignCon 2010DesignCon 2010
DesignCon 2010
DesignCon 2010Program Schedule
1-WA1
Evolving Throughput Driven Architecture for Error Correction in NAND Memory
Wednesday, February 3 | 8:30 am - 9:10 am

Somnath Viswanath, Product Marketing Manager, Arasan Chip Systems Inc.
Arul K Subbiah, Design Manager, Arasan Chip Systems Inc.

NAND Flash technology is rapidly evolving to the non-volatile memory of choice for sytems ranging from mission critical servers and embedded systems to low cost consumer electronics. Simultaneously with the rapid advancement in process technology, the characteristics in order to manage NAND Flash is also rapidly changing. In order to maintain its robustness, error correction schemes are needed to truly build systems using NAND Flash Memory. In this paper we present the recent trends in NAND Flash memory technologies and error correction mechanisms that continue to make NAND Flash technology the most viable non-volatile memory technology in the market today.

DesignCon 2010
DC 2010 Program
Preview the event program guide
DC 2010 Program
View the Exhibitor Product Guide
FEATURED EVENTS
IEC IEC
OFFICIAL HOST SPONSOR
Agilent Technologies
IP SUMMIT SPONSOR
ChipEstimate.com
CORPORATE PARTNER
Rambus
DIAMOND SPONSORS
LeCroy
LeCroy
GOLD SPONSORS
Mentor Graphics
SILVER SPONSORS
SILVER SPONSORS MoSys
CORPORATE REGISTRATION SPONSORS
Altera
Cisco
Ericsson
National Semiconductor
Sun Microsystems
Xilinx
DesignCon - Sponsors

In00foVault Sponsor SiSo

CHIPHEAD'S SOCIAL NETWORKS
DesignCon 2010