IP Chipheads
|
So you are an IP Chiphead, eh?
It's time to bring your colleagues along for the ride, as DesignCon introduces a whole new IP Summit at this year's program
The new IP Summit is ideal for IP Chipheads looking to find the latest solutions to your design challenges. Semiconductor IP and system-on-chip design have been featured topics at DesignCon for several years. As the industry increasingly relies on semiconductor IP to deliver complex designs in a timely manner, the newly created IP Summit will raise the visibility of this subject area within the DesignCon technical program and technology exhibition. |
![]() |
IP Summit Sponsor
![]() |
IP Ecosystem Sponsor
![]() |
IP Summit Exhibitors
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
Monday, February 2
| Noon – 1:00 | |
![]() Speaker:
Mark Gogolewski Chief Technology Officer, Engineering Department Denali Software |
|
| 1:30 pm – 4:30 pm |
TF-MP1 | Tutorial
|
Tuesday, February 3
Technical Paper Sessions - Track 3 | IP Re-Use and Integration
| 8:30 am – 9:10 am |
3-TA1
|
| 9:20 am – 10:00 am |
3-TA2
|
| 10:15 am – 10:55 am |
3-TA3
|
| 10:15 am – 11:45 am |
Business Forum Panel
![]() Chairperson:
Bill Martin Chairman Global Semiconductor Alliance GSA General Manager, Verification IP Mentor Graphics |
| 11:05 am – 11:45 am |
3-TA4
|
| 2:00 pm – 2:40 pm |
3-TP1
|
| 2:50 pm – 3:30 pm |
3-TP2
|
| 3:45 pm - 5:00 pm |
Technical Panel
![]() Chairperson:
Raghavan Menon Director of Engineering, ASIP Virage Logic |



































