Kevin Rinebold, Product Manager, Sigrity

This paper will briefly examine the current trends driving the need for coordinated system IO planning with early design prototyping and feasibility. It will identify the key challenges in adopting and implementing an IO planning solution and will review common flows and methodologies in use today. It will introduce a new methodology for dynamic system IO planning across the multiple domains of chip, package, and PCB based on newly available EDA technology.