Schedule
3-TP2
Skeleton, an Approach to Maximize Reuse across Multiple Product Families
Tuesday, February 3 | 2:50 pm – 3:30 pm
Michael Rohleder, Principal Staff Engineer, Freescale Semiconductor
Stefan Doll, Senior Design Engineer, Freescale Semiconductor
Joachim Fader, Senior Design Engineer, Freescale Semiconductor
Frank Lenke, Design Manager, Freescale Semiconductor
Thomas Luedeke, Principal Staff Engineer, Freescale Semiconductor
Harald Luepken, Senior Design Engineer, Freescale Semiconductor
Skeleton is a backbone based on parameterizable and otherwise customizable common IP and predefined connectivity acting as a socket to plug in device-specific IP, offering a higher degree of flexibility than traditional platforms. RTL assembly based on IP–XACT and other information permits a customizable automation of building SoCs, enabling reuse of related verification IP and software and collateral information. Used for three product families, an evaluation of the Skeleton concept has shown a significant amount of reuse across these products. We provide results of reuse enabled by this approach using numbers extracted from one of these products.
Featured Event
This session is part of the IP Summit at DesignCon, featuring dedicated educational sessions and technology demonstrations on semiconductor IP and system-on-chip design. Click here for a complete lineup of IP Summit programming.