DesignCon 2009
Home Attendees Exhibitors Authors Press DesignVision Awards Hotel and Travel
Register Today
Schedule
1-WA2
Design Space Exploration for High-Performance Signal-Processing Hardware Using ESL Design Methodology
Wednesday, February 4 | 9:20 am – 10:00 am

Nitin Chawla, Senior Member of Technical Staff, STMicroelectronics Pvt
Pierre Busson, Advanced Architect Expert, STMicroelectronics
Thierry Michel, HW Staff Engineer, STMicroelectronics
Gagan Midha, Senior Design Engineer, STMicroelectronics
Harvinder Singh, Technical Specialist, STMicroelectronics
Pascal Urard, Director System Methods, STMicroelectronics

This work presents an ESL design methodology enabling a unified system to implementation flow for high performance digital signal processing hardware. It is based on the creation and reuse of a single high level abstraction model in untimed C/C++ which is used within the system level environment for defining the executable specification and passed through high-level synthesis for hardware creation. This methodology enables design space exploration both at the algorithmic and architectural level to achieve optimal Power, Performance and Area results with 5-10X productivity gain. We demonstrate this methodology through the design of a High Performance Frequency Domain Processor.
Winner DesignCon 2009 Video Contest
Advertisement
Rambus

Sponsors


Presented by
IEC

Official Sponsor

IP Summit Sponsor

Corporate Partner

Diamond Sponsors

Le CroyTektronix

Platinum Sponsors

Gold Sponsor

IP Ecosystem Sponsor

Corporate Registration Sponsors

Bayside DesignCisco
National SemiConductorRedback
Sun MicrosystemsXilinx


Chiphead's Social Networks


Join our group on

LinkedIn


Become a fan of Chiphead on Facebook

Chiphead

Infovision


Quick Links