![]() |
Austin, TX USA Phone: 512-301-7700 www.cwseda.com/ |
Booth # 827 |
Coupling Wave Solutions® (CWS) innovative software helps successful integration of analog/RF blocks in complex SOCs. CWS products predict the level of electrical aggression generated by all components as well as the propagation across the whole system through a combination of interconnect, substrate and package parasitics. This integrates seamlessly into customer flows to tackle analog/RF noise during IP authoring and full system assembly. Benefits include better I/O and ESD strategies, improved IP isolations and more...
Technologies on Display
- WaveLibrarianTMWaveLibrarianTM automatically processes standard cell, core and I/O cell libraries to generate compact and proprietary analog/RF noise models from existing cell descriptions. Highly automated, through the intensive exploitation of existing cell data — behavioral, netlist, layout —, WaveLibrarian is easily applied during the library sign-off phase and delivers a fully versatile model for use with other CWS applications. Each cell is modeled by a passive and an active part. The passive parts capture how noise propagates through a combination of substrate and interconnect parasitics. The active portion models noise injected on interconnects and in the substrate. CWS noise representation accounts for input slope and output load variations and is suitable for time and frequency domain analysis.
- WaveModelerTMWaveModelerTM is a versatile IP block modeling tool that allows IP providers to communicate analog/RF noise parameters without giving out the heart of their intellectual property. For digital designers, WaveModeler produces noise injection models for complex IP blocks in a similar way to those which WaveLibrarianTM creates for individual standard cells. Injection mechanisms are compacted to increase performance and capacity during analysis of systems integrating these IP blocks. In addition, analog/RF IP authors can use WaveModelerTM to specify noise monitoring spots — either on power supply and signal lines, or in the substrate — which allows system integrators to survey the level of noise injected in the IP block by the full system.
- WaveAnalystTMWaveAnalystTM is an investigation solution which helps designers to analyze and enhance the robustness of complex systems on chip with respect to analog/RF noise, from RTL to final layout sign-off. The tool models noise injected by each blocks — such as I/Os, IPs (digital, analog, RF or mixed), custom designs … —, as well as noise propagation through a combination of substrate, interconnect and package. This comprehensive model is analyzed to compute noise around and inside analog and RF IPs. When too much noise is found at specific system locations, post-processing features allow to identify the major contributors together with the propagation path. In addition, computed noise figures can be automatically back-annotated into the designer's analog or RF simulation environment.







