Advertisement
Connecting the World of Electronic Design
InfoVault Publications DC Home
DesignCon 2007
Register Today
Schedule

3-WA2
Planning Formal Verification Closure
Wednesday, January 31 | 9:40 am – 10:20 am

Harry Foster, Principal Engineer, Mentor Graphics
Ping Yeung, Principal Engineer, Mentor Graphics

This paper introduces a process (consisting of a set of steps and guidelines) to plan for static-based formal verification closure, which complements today's simulation-based closure process. This paper introduces multiple techniques to improve proof results for difficult yet critical properties. Guidelines are presented on when it makes sense to abandon the proof effort (for a given property) when the return on effort is too low. Finally, this paper introduces alternative strategies (using a combination of formal and simulation techniques) to increase verification confidence on properties deemed too difficult to prove, which enables closure.

Presented by
IEC
Official Sponsor
Partner-Level Sponsor
Rambus
Diamond-Level Sponsors
LeCroy
Tektronix
Gold-Level Sponsor
Bertscope
Merchandise Sponsors
Bertscope
CST
Sigrity
Hospitality Sponsor
Ansoft
Official Media Sponsor
Reed
Official News Service
VPO

View All Sponsors