DesignCon Home
DesignCon 2006
Register Today
Home Conference Exhibition Exhibitor Info Sponsorship Press


Presented By
Official Sponsor
Diamond Sponsor
Gold Sponsor
Merchandise Sponsors
Hospitality Sponsor
Official Mangement Forum Sponsor
PCB Pavilion Sponsor
Official Public Relations Sponsor
Official Media Sponsor
Official News Service
Media Sponsors
Circuit Cellar
Connector Specifier
Connector Supplier
EDACafe
EG3
PCB007
Portable Design
System Design Frontier


Schedule
Technical Panel
OpenAccess Adoption and Proliferation: The Journey Continues
Wednesday, February 8 | 3:45 pm - 5:00 pm
With the introduction of the Version 2.2.0 API and reference implementation in late 2004 and continuing enhancements since then, OpenAccess has reached a level of maturity where it is becoming the platform of choice for end-user companies looking for the next-generation solution for their EDA infrastructure on one end and EDA start-ups on the other, as the enabler for rapid time-to-money and injection into established customer flows.

This panel will feature representatives from industry leaders who will discuss how they are exploiting the OpenAccess 2.2.x API and reference implementation at their respective companies to either develop new design capabilities or to enable the designs of next-generation ICs.

Chairperson

Sumit DasGupta
Senior Vice President, Engineering
Silicon Integration Initiative (Si2)

Dr. DasGupta is responsible for Si2 engineering and service projects, with a special emphasis on OpenAccess. Dr. DasGupta comes to Si2 from Motorola, where he served as director of SoC and IP design systems in the semiconductor products sector. Prior to Motorola, he worked at IBM in several management and technical positions. Dr. DasGupta holds a Ph.D. in computer science from Syracuse University and an M.S. in electrical engineering from Marquette University. He has eight patents and 20 publications to his name.

Panelists

Rajit Chandra
Founder, President, and Chief Executive Officer
Gradient Design Automation, Inc.

Dr. Chandra co-founded Moscape Inc., which specialized in software solutions for signal integrity in chip designs. Moscape was acquired by Magma in August 2000, and Dr. Rajit worked as the vice president of technology at Magma for two years following the acquisition. In 2002, he left to pursue his interest in the challenges of nanometer scale semiconductor designs. Dr. Rajit worked on design automation projects while teaching at the Imperial College in London. His interest drew him to work closely with designers and brought him to the United States, where he worked at Intel, AT&T Bell Laboratories, Sun Microsystems, and Cadence Design Systems, where he developed the SDF format and the Central Delay Calculator to enable timing-driven design flows. He has about 20 years of EDA tool development experience. His interest in the challenges of cost-effective and reliable design methodologies has resulted in several publications and patents in EDA technology.


Timothy J. Ehrler
Senior Principal Methodology Engineer
Philips Semiconductor

Mr. Ehrler is a senior principal methodology engineer at Philips Semiconductors and served as an architect of the Philips SoC design environment for leading-edge technology designs. Mr. Ehrler was a contributing member of the advanced library format (ALF) and led the migration effort within Philips from a proprietary ASIC design environment to that based on ALF. He is a member of the Open Library Architecture (OLA)/IEEE-1481 working group and led efforts toward the development and support of OLA libraries and EDA tools within Philips. He is an active participant in Si2's OpenAccess Coalition and the OAC Change Team, and he is chair of the Timing working group. He is currently leading the efforts within Philips in migrating toward OpenAccess-based/compliant design environments. Mr. Ehrler is also the vice chair of the new Open Modeling Coalition and chair of the Data Model working group. He received his B.S. in computer and information science from Ohio State University in 1977.


Nanda Gopal
Senior Member of Technical Staff
Gradient Design Automation

Before working at Gradient, Dr. Gopal was at Intel Corp., where he occupied technical lead positions in EDA tool development for circuit simulation, and performance and reliability analysis of high-performance integrated circuits. Dr. Gopal received Ph.D. and M.S.E. degrees in electrical and computer engineering from the University of Texas at Austin, and a B.E. degree in electronics and communication engineering from Bangalore University in India. He holds three patents and has published in major EDA conferences and journals.


Michaela Guiney
Co-Chief Architect, OpenAccess
Product Engineer, OA
Cadence

Ms. Guiney received her B.S. in electrical engineering and computer science from Princeton University and her M.S. in computer science from Stanford University. She began working in EDA in 1983, developing EDA databases and tools such as layout verification engines for Hewlett Packard and later, for Agilent Technologies. She held a number of engineering and management positions in the area of design flows for both analog and digital designers. She came to Cadence Design Systems in 2003 to work on OpenAccess, and is currently the product engineer for OA and the co-chief architect for the OpenAccess Change Team.

Joe Morrell
Chief Architect, Integrated Data Model
System Architect, Unified Synthesis and Physical Design Development IBM

Mr. Morrell has spent more than 30 years working on design automation development within IBM, covering everything from custom circuit design, layout, and checking tools to chip floorplanning, synthesis, and detailed physical design. He is currently the overall system architect for the unified synthesis and physical design development within IBM and is the chief architect for IBM's Integrated Data Model. He is also IBM's representative in the OpenAccess Coalition, including serving as co-chief architect of the OA ChangeTeam.