DesignCon Home
DesignCon 2006
Register Today
Home Conference Exhibition Exhibitor Info Sponsorship Press


Presented By
Official Sponsor
Diamond Sponsor
Gold Sponsor
Merchandise Sponsors
Hospitality Sponsor
Official Mangement Forum Sponsor
PCB Pavilion Sponsor
Official Public Relations Sponsor
Official Media Sponsor
Official News Service
Media Sponsors
Circuit Cellar
Connector Specifier
Connector Supplier
EDACafe
EG3
PCB007
Portable Design
System Design Frontier


Previous DesignCons: 2005
2005 Archive
Highlights | Schedule | Exhibitor List

A-TA4
Enabling Terabit Backplanes Using Channel Optimization to Reduce the Need for Equalization
Tuesday, February 1 | 11:00 am - 11:40 am
Thomas Brenner, Alcatel
John D'Ambrosia, Manager, Tyco Electronics
Christian Koehler, Product Specialist, Tyco Electronics
Karsten Wolff, Optical Networking, Alcatel

Reducing the overall part count via integration and minimizing the need for signal conditioning and equalization are two strategies that can be used to meet the power requirements of terabit capacity systems. This paper will provide an overview of a test system built by Alcatel to explore this strategy, and the choices Alcatel made in order to improve both bandwidth capacity and crosstalk performance. Full characterization of the passive backplane system has been performed in both frequency and time domain. The paper will summarize the characterization results, and will examine channel testing on a length basis with three types of devices. These results will then be used to discuss the potential impact on overall system architecture and power.