DesignCon Home
DesignCon 2006
Register Today
Home Conference Exhibition Exhibitor Info Sponsorship Press


Presented By
Official Sponsor
Diamond Sponsor
Gold Sponsor
Merchandise Sponsors
Hospitality Sponsor
Official Mangement Forum Sponsor
PCB Pavilion Sponsor
Official Public Relations Sponsor
Official Media Sponsor
Official News Service
Media Sponsors
Circuit Cellar
Connector Specifier
Connector Supplier
EDACafe
EG3
PCB007
Portable Design
System Design Frontier


Previous DesignCons: 2005
2005 Archive
Highlights | Schedule | Exhibitor List

A-TA1
Physical Design Methodology for a 0.13um System on a Chip
Tuesday, February 1 | 8:30 am - 9:10 am

Pradeep Buddharaju, Parama Networks Inc.
Kent Goodin, Vice President, Parama Networks
Santhosh Pillai, Technical Staff, Parama Networks

This paper describes the key elements of the physical design methodology developed for the design of a 0.13um system on a chip. The Parama PNI8160 "ADM on a Chip" was the first device that was developed using this methodology and was proven to be successful in the first pass of the silicon. This paper focuses on the key elements relevant to a small fables semiconductor organization doing large system-on-a-chip implementations. Critical topics include flip-chip technology challenges, high-speed/low-jitter clock distribution methods, signal integrity for DSM designs, power distribution and critical timing closure performed in a hierarchical fashion.