DesignCon Home
DesignCon 2006
Register Today
Home Conference Exhibition Exhibitor Info Sponsorship Press


Presented By
Official Sponsor
Diamond Sponsor
Gold Sponsor
Merchandise Sponsors
Hospitality Sponsor
Official Mangement Forum Sponsor
PCB Pavilion Sponsor
Official Public Relations Sponsor
Official Media Sponsor
Official News Service
Media Sponsors
Circuit Cellar
Connector Specifier
Connector Supplier
EDACafe
EG3
PCB007
Portable Design
System Design Frontier


Previous DesignCons: 2005
2005 Archive
Highlights | Schedule | Exhibitor List

7-TA4
Total Jitter Measurement at Low Probability Levels, using Optimized BERT Scan Method
Tuesday, February 1 | 11:00am - 11:40am

Marcus Mueller, Research and Development Engineer, Agilent Technologies
Ransom Stephens, Physicist, Agilent Technologies
Russ McHugh, Application Engineer, Agilent Technologies

Total Jitter (TJ) at a low probability level can be measured directly only on a Bit Error Ratio Tester (BERT). Many engineers however resort to TJ techniques that are not BERT based, mainly because of the prohibitively long measurement times required for a brute-force high resolution BERT scan. In this paper, we describe an optimized technique based on probability and statistics theory that enables accurate TJ measurements at the 1e-12 bit error ratio level in about twenty minutes at 10 Gb/s.