DesignCon Home
DesignCon 2006
Register Today
Home Conference Exhibition Exhibitor Info Sponsorship Press


Presented By
Official Sponsor
Diamond Sponsor
Gold Sponsor
Merchandise Sponsors
Hospitality Sponsor
Official Mangement Forum Sponsor
PCB Pavilion Sponsor
Official Public Relations Sponsor
Official Media Sponsor
Official News Service
Media Sponsors
Circuit Cellar
Connector Specifier
Connector Supplier
EDACafe
EG3
PCB007
Portable Design
System Design Frontier


Previous DesignCons: 2004
2004 Archive
Highlights | Schedule | Exhibitor List

4-TA2
Tuesday, February 3 | 10:00 am - 10:45 am
Statistical and Sensitivity Analysis of Voltage and Timing Budgets of Multi-Gigabit Interconnect Systems
Wendem Beyene, Principal Engineer, MID, Rambus Inc.
Newton Cheng, Signal-Integrity Engineer, Rambus Inc.
June Feng, Signal-Integrity Engineer, Rambus Inc.
Chuck Yuan, Signal-Integrity Manager, Rambus Inc.

This paper presents statistical and sensitivity analysis techniques of voltage and timing budgets of interconnect systems. It is based on the Taguchi method that uses orthogonal arrays to systematically and efficiently perform interconnect tolerance analysis. The method can be used to study the sensitivity of the voltage and timing budgets to various channel parameters. Statistical models are also derived to calculate the distributions of the voltage and timing budgets by sampling the distribution of the channel parameters. The results can be given as a probability density function, histogram, or cumulative distribution function, together with a summary of the statistical data.